Misplaced Pages

#914085

98-624: HPE Integrity Servers is a series of server computers produced by Hewlett Packard Enterprise (formerly Hewlett-Packard ) since 2003, based on the Itanium processor. The Integrity brand name was inherited by HP from Tandem Computers via Compaq . In 2015, HP released the Superdome X line of Integrity Servers based on the x86 Architecture. It is a 'small' Box holding up to 8 dual Socket Blades and supporting up to 16 processors/240 cores (when populated with Intel Xeon E7-2890 or E7-2880 Processors). Over

196-1107: A computer monitor or input device, audio hardware and USB interfaces. Many servers do not have a graphical user interface (GUI). They are configured and managed remotely. Remote management can be conducted via various methods including Microsoft Management Console (MMC), PowerShell , SSH and browser-based out-of-band management systems such as Dell's iDRAC or HP's iLo . Large traditional single servers would need to be run for long periods without interruption. Availability would have to be very high, making hardware reliability and durability extremely important. Mission-critical enterprise servers would be very fault tolerant and use specialized hardware with low failure rates in order to maximize uptime . Uninterruptible power supplies might be incorporated to guard against power failure. Servers typically include hardware redundancy such as dual power supplies , RAID disk systems, and ECC memory , along with extensive pre-boot memory testing and verification. Critical components might be hot swappable , allowing technicians to replace them on

294-459: A CPU include the arithmetic–logic unit (ALU) that performs arithmetic and logic operations , processor registers that supply operands to the ALU and store the results of ALU operations, and a control unit that orchestrates the fetching (from memory) , decoding and execution (of instructions) by directing the coordinated operations of the ALU, registers, and other components. Modern CPUs devote

392-482: A CPU may also contain memory , peripheral interfaces, and other components of a computer; such integrated devices are variously called microcontrollers or systems on a chip (SoC). Early computers such as the ENIAC had to be physically rewired to perform different tasks, which caused these machines to be called "fixed-program computers". The "central processing unit" term has been in use since as early as 1955. Since

490-402: A cache had only one level of cache; unlike later level 1 caches, it was not split into L1d (for data) and L1i (for instructions). Almost all current CPUs with caches have a split L1 cache. They also have L2 caches and, for larger processors, L3 caches as well. The L2 cache is usually not split and acts as a common repository for the already split L1 cache. Every core of a multi-core processor has

588-400: A code from the control unit indicating which operation to perform. Depending on the instruction being executed, the operands may come from internal CPU registers , external memory, or constants generated by the ALU itself. When all input signals have settled and propagated through the ALU circuitry, the result of the performed operation appears at the ALU's outputs. The result consists of both

686-403: A computer program that turns a computer into a server, e.g. Windows service . Originally used as "servers serve users" (and "users use servers"), in the sense of "obey", today one often says that "servers serve data", in the same sense as "give". For instance, web servers "serve [up] web pages to users" or "service their requests". The server is part of the client–server model ; in this model,

784-458: A data word, which may be stored in a register or memory, and status information that is typically stored in a special, internal CPU register reserved for this purpose. Modern CPUs typically contain more than one ALU to improve performance. The address generation unit (AGU), sometimes also called the address computation unit (ACU), is an execution unit inside the CPU that calculates addresses used by

882-458: A dedicated L2 cache and is usually not shared between the cores. The L3 cache, and higher-level caches, are shared between the cores and are not split. An L4 cache is currently uncommon, and is generally on dynamic random-access memory (DRAM), rather than on static random-access memory (SRAM), on a separate die or chip. That was also the case historically with L1, while bigger chips have allowed integration of it and generally all cache levels, with

980-535: A development roadmap to unify server architectures on a single platform. The roadmap includes blades with Intel Xeon processors for the HP Superdome 2 enclosure (code-named DragonHawk ) and the scalable c-Class blade enclosures (code-named HydraLynx ), while supporting Windows and Linux environments with features from HP-UX within the next two years. Server (computing) Client–server systems are usually most frequently implemented by (and often identified with)

1078-415: A device used for (or a device dedicated to) running one or several server programs. On a network, such a device is called a host . In addition to server , the words serve and service (as verb and as noun respectively) are frequently used, though servicer and servant are not. The word service (noun) may refer to the abstract form of functionality, e.g. Web service . Alternatively, it may refer to

SECTION 10

#1732858473915

1176-555: A global clock signal. Two notable examples of this are the ARM compliant AMULET and the MIPS R3000 compatible MiniMIPS. Rather than totally removing the clock signal, some CPU designs allow certain portions of the device to be asynchronous, such as using asynchronous ALUs in conjunction with superscalar pipelining to achieve some arithmetic performance gains. While it is not altogether clear whether totally asynchronous designs can perform at

1274-460: A hundred or more gates, was to build them using a metal–oxide–semiconductor (MOS) semiconductor manufacturing process (either PMOS logic , NMOS logic , or CMOS logic). However, some companies continued to build processors out of bipolar transistor–transistor logic (TTL) chips because bipolar junction transistors were faster than MOS chips up until the 1970s (a few companies such as Datapoint continued to build processors out of TTL chips until

1372-522: A lot of semiconductor area to caches and instruction-level parallelism to increase performance and to CPU modes to support operating systems and virtualization . Most modern CPUs are implemented on integrated circuit (IC) microprocessors , with one or more CPUs on a single IC chip. Microprocessor chips with multiple CPUs are called multi-core processors . The individual physical CPUs, called processor cores , can also be multithreaded to support CPU-level multithreading. An IC that contains

1470-484: A machine to support up to 192 GB of RAM, although the largest supported configuration was 128 GB. The sx1000 chipset supported up to 64 CPUs and up to 192 PCI-X buses. The successor chipsets were the zx2 and sx2000 respectively. The 1U rx1600 server is based on the zx1 chipset and has support for one or two 1 GHz Deerfield Itanium 2 CPUs. The 1U rx1620 server is based on the zx1 chipset and has support for one or two 1.3/1.6 GHz Fanwood Itanium 2 CPUs. Common for

1568-622: A memory and I/O controller, a scalable memory adapter and an I/O adapter. The PA-8800 and PA-8900 microprocessors use the same bus as the Itanium 2 processors, allowing HP to also use this chipset for the HP 9000 servers and C8000 workstations. The memory and I/O controller can be attached directly to up to 12 DDR SDRAM slots. If more slots than this are needed, two scalable memory adapters can be attached instead, allowing up to 48 memory slots. The chipset supports DIMM sizes up to 4 GB, theoretically allowing

1666-411: A memory management unit, translating logical addresses into physical RAM addresses, providing memory protection and paging abilities, useful for virtual memory . Simpler processors, especially microcontrollers , usually don't include an MMU. A CPU cache is a hardware cache used by the central processing unit (CPU) of a computer to reduce the average cost (time or energy) to access data from

1764-456: A number that identifies the address of the next instruction to be fetched. After an instruction is fetched, the PC is incremented by the length of the instruction so that it will contain the address of the next instruction in the sequence. Often, the instruction to be fetched must be retrieved from relatively slow memory, causing the CPU to stall while waiting for the instruction to be returned. This issue

1862-411: A server serves data for clients . The nature of communication between a client and server is request and response . This is in contrast with peer-to-peer model in which the relationship is on-demand reciprocation. In principle, any computerized process that can be used or called by another process (particularly remotely, particularly to share a resource) is a server, and the calling process or processes

1960-423: A service for the requester, which often runs on a computer other than the one on which the server runs. The average utilization of a server in the early 2000s was 5 to 15%, but with the adoption of virtualization this figure started to increase to reduce the number of servers needed. Strictly speaking, the term server refers to a computer program or process (running program). Through metonymy , it refers to

2058-554: A time. Some CPU architectures include multiple AGUs so more than one address-calculation operation can be executed simultaneously, which brings further performance improvements due to the superscalar nature of advanced CPU designs. For example, Intel incorporates multiple AGUs into its Sandy Bridge and Haswell microarchitectures , which increase bandwidth of the CPU memory subsystem by allowing multiple memory-access instructions to be executed in parallel. Many microprocessors (in smartphones and desktop, laptop, server computers) have

SECTION 20

#1732858473915

2156-446: A useful computer requires thousands or tens of thousands of switching devices. The overall speed of a system is dependent on the speed of the switches. Vacuum-tube computers such as EDVAC tended to average eight hours between failures, whereas relay computers—such as the slower but earlier Harvard Mark I —failed very rarely. In the end, tube-based CPUs became dominant because the significant speed advantages afforded generally outweighed

2254-439: A very small number of ICs; usually just one. The overall smaller CPU size, as a result of being implemented on a single die, means faster switching time because of physical factors like decreased gate parasitic capacitance . This has allowed synchronous microprocessors to have clock rates ranging from tens of megahertz to several gigahertz. Additionally, the ability to construct exceedingly small transistors on an IC has increased

2352-406: Is a client. Thus any general-purpose computer connected to a network can host servers. For example, if files on a device are shared by some process, that process is a file server . Similarly, web server software can run on any capable computer, and so a laptop or a personal computer can host a web server. While request–response is the most common client-server design, there are others, such as

2450-618: Is a collaborative effort, Open Compute Project around this concept. A class of small specialist servers called network appliances are generally at the low end of the scale, often being smaller than common desktop computers. A mobile server has a portable form factor, e.g. a laptop . In contrast to large data centers or rack servers, the mobile server is designed for on-the-road or ad hoc deployment into emergency, disaster or temporary environments where traditional servers are not feasible due to their power requirements, size, and deployment time. The main beneficiaries of so-called "server on

2548-619: Is able to perform as if it were a separate server. The 10U rx7620 is based on the SX1000 chipset which supports both PA-RISC and Itanium 2 CPUs. The 10U rx7640 is based on the SX2000 chipset which supports both PA-RISC and Itanium 2 CPUs. The rx7600 series are the smallest cell-based servers from HP. Just like the bigger rx8600 (see below) and the HP Superdome (see below), these servers can be partitioned , either as one big partition (two cells in one partition) or as two independent cells. The 17U rx8620

2646-427: Is also less of a concern, but power consumption and heat output can be a serious issue. Server rooms are equipped with air conditioning devices. A server farm or server cluster is a collection of computer servers maintained by an organization to supply server functionality far beyond the capability of a single device. Modern data centers are now often built of very large clusters of much simpler servers, and there

2744-441: Is architecturally the same box as the rp4440, and can be changed from PA-RISC to Itanium 2 support with the flip of a switch. The discontinued 7U rx5670 server has four CPU sockets which support McKinley and Madison processors. It is zx1-based and can have up to 48 DIMM slots, supporting 256 MB to 2 GB DIMMs which must be loaded in matched sets of four (quads). It has 9 PCI-X slots and 1 PCI slot available. The 7U rx6600

2842-426: Is based on the SX1000 chipset which supports both PA-RISC and Itanium 2 CPUs. The 17U rx8640 is based on the SX2000 chipset which supports both PA-RISC and Itanium 2 CPUs. Just like the smaller rx7600 (see above) and the HP Superdome (see below), the rx8600 can be partitioned using any combination of the four available cell boards (minimum of one, maximum of four separated partitions). The maximum number of partitions

2940-492: Is based on the zx2 chipset and has four CPU sockets that support Montecito and Montvale CPUs. It supports 384 GB memory using 48 eight-gigabyte DIMMs. Standard features include: Optional features: HP's mid-range and high-end (Superdome) servers are based on cell boards , sometimes called cells , which contain the chipset, Processors , memory , and I/O bus . This design allows the servers to be divided into hardware partitions , or groups of cell boards. Each partition

3038-557: Is based on the zx2 chipset and has support for one or two 1.6 GHz Montvale or 1.42/1.66 GHz Montvale CPUs. Common for the series is: Optional features are: The series support four operating systems: The 2U rx2800 i2 server used the Intel Itanium 9300 series chipset with 8, 4 or 2 processor cores available. Among features common for the series: The series supports three operating systems: HP-UX 11i v3, OpenVMS v 8.4 for Itanium, and Windows Server for Itanium. The 4U rx3600

HPE Integrity Servers - Misplaced Pages Continue

3136-611: Is based on the zx2 chipset and has two CPU sockets which support Montecito or Montvale processors. It supports up to 96 GB of main memory, using 24 four-gigabyte DIMMs. Standard features include: Optional features: The 7U rx4610 utilizes Itanium 1 CPUs with support for up to four single-core CPUs, 64GB RAM and 10 PCI 64-bit slots. The 4U rx4640 utilizes Itanium 2 CPUs with support for up to four dual-core CPUs, 128 GB RAM and 6 PCI-X slots. Both of these models come with integrated USB and video as default, which enables support for Microsoft Windows operating systems. The rx4640

3234-405: Is contrasted with "user", distinguishing two types of host : "server-host" and "user-host". The use of "serving" also dates to early documents, such as RFC 4, contrasting "serving-host" with "using-host". The Jargon File defines server in the common sense of a process performing service for requests, usually remote, with the 1981 version reading: SERVER n. A kind of DAEMON which performs

3332-400: Is defined by the CPU's instruction set architecture (ISA). Often, one group of bits (that is, a "field") within the instruction, called the opcode, indicates which operation is to be performed, while the remaining fields usually provide supplemental information required for the operation, such as the operands. Those operands may be specified as a constant value (called an immediate value), or as

3430-404: Is four when used with an I/O-expander unit. Because each partition requires an available I/O slot, and the rx8600 series' integrated I/O-chassis statically maps its two I/O slots to cell board 0 and 1, an rx8600 series system is limited to two partitions unless an IOX is installed. Cells can be freely moved from a rx7600 series to a rx8600 series as long as the chipset is the same on the cells, and

3528-494: Is generally referred to as the " classic RISC pipeline ", which is quite common among the simple CPUs used in many electronic devices (often called microcontrollers). It largely ignores the important role of CPU cache, and therefore the access stage of the pipeline. Some instructions manipulate the program counter rather than producing result data directly; such instructions are generally called "jumps" and facilitate program behavior like loops , conditional program execution (through

3626-479: Is greater or whether they are equal; one of these flags could then be used by a later jump instruction to determine program flow. Fetch involves retrieving an instruction (which is represented by a number or sequence of numbers) from program memory. The instruction's location (address) in program memory is determined by the program counter (PC; called the "instruction pointer" in Intel x86 microprocessors ), which stores

3724-400: Is largely addressed in modern processors by caches and pipeline architectures (see below). The instruction that the CPU fetches from memory determines what the CPU will do. In the decode step, performed by binary decoder circuitry known as the instruction decoder , the instruction is converted into signals that control other parts of the CPU. The way in which the instruction is interpreted

3822-524: Is most often credited with the design of the stored-program computer because of his design of EDVAC, and the design became known as the von Neumann architecture , others before him, such as Konrad Zuse , had suggested and implemented similar ideas. The so-called Harvard architecture of the Harvard Mark I , which was completed before EDVAC, also used a stored-program design using punched paper tape rather than electronic memory. The key difference between

3920-723: Is the IBM PowerPC -based Xenon used in the Xbox 360 ; this reduces the power requirements of the Xbox 360. Another method of addressing some of the problems with a global clock signal is the removal of the clock signal altogether. While removing the global clock signal makes the design process considerably more complex in many ways, asynchronous (or clockless) designs carry marked advantages in power consumption and heat dissipation in comparison with similar synchronous designs. While somewhat uncommon, entire asynchronous CPUs have been built without using

4018-485: The IBM z13 has a 96 KiB L1 instruction cache. Most CPUs are synchronous circuits , which means they employ a clock signal to pace their sequential operations. The clock signal is produced by an external oscillator circuit that generates a consistent number of pulses each second in the form of a periodic square wave . The frequency of the clock pulses determines the rate at which a CPU executes instructions and, consequently,

HPE Integrity Servers - Misplaced Pages Continue

4116-694: The Internet is based upon a client–server model. High-level root nameservers , DNS , and routers direct the traffic on the internet. There are millions of servers connected to the Internet, running continuously throughout the world and virtually every action taken by an ordinary Internet user requires one or more interactions with one or more servers. There are exceptions that do not use dedicated servers; for example, peer-to-peer file sharing and some implementations of telephony (e.g. pre-Microsoft Skype ). Hardware requirement for servers vary widely, depending on

4214-539: The Manchester Mark 1 ran its first program during the night of 16–17 June 1949. Early CPUs were custom designs used as part of a larger and sometimes distinctive computer. However, this method of designing custom CPUs for a particular application has largely given way to the development of multi-purpose processors produced in large quantities. This standardization began in the era of discrete transistor mainframes and minicomputers , and has rapidly accelerated with

4312-640: The firmware is compatible. The Superdome server is available in several models, including the SD-16, SD-32, and SD-64. HP announced Superdome 2 in April 2010, offering resiliency improvements, a modular, bladed design, common components and crossbar fabric that routes transactions to the optimal pathway between blades and I/O. Superdome 2 addresses requirements for high-performance computing by providing flexible scalability and fault tolerance necessary for mission-critical workloads. In November 2011 HP announced Project Odyssey,

4410-474: The main memory . A cache is a smaller, faster memory, closer to a processor core , which stores copies of the data from frequently used main memory locations . Most CPUs have different independent caches, including instruction and data caches , where the data cache is usually organized as a hierarchy of more cache levels (L1, L2, L3, L4, etc.). All modern (fast) CPUs (with few specialized exceptions ) have multiple levels of CPU caches. The first CPUs that used

4508-409: The publish–subscribe pattern . In the publish-subscribe pattern, clients register with a pub-sub server, subscribing to specified types of messages; this initial registration may be done by request-response. Thereafter, the pub-sub server forwards matching messages to the clients without any further requests: the server pushes messages to the client, rather than the client pulling messages from

4606-514: The request–response model: a client sends a request to the server, which performs some action and sends a response back to the client, typically with a result or acknowledgment. Designating a computer as "server-class hardware" implies that it is specialized for running servers on it. This often implies that it is more powerful and reliable than standard personal computers , but alternatively, large computing clusters may be composed of many relatively simple, replaceable server components. The use of

4704-450: The AGU, various address-generation calculations can be offloaded from the rest of the CPU, and can often be executed quickly in a single CPU cycle. Capabilities of an AGU depend on a particular CPU and its architecture . Thus, some AGUs implement and expose more address-calculation operations, while some also include more advanced specialized instructions that can operate on multiple operands at

4802-431: The ALU's output word size), an arithmetic overflow flag will be set, influencing the next operation. Hardwired into a CPU's circuitry is a set of basic operations it can perform, called an instruction set . Such operations may involve, for example, adding or subtracting two numbers, comparing two numbers, or jumping to a different part of a program. Each instruction is represented by a unique combination of bits , known as

4900-468: The CPU can fetch the data from actual memory locations. Those address-generation calculations involve different integer arithmetic operations , such as addition, subtraction, modulo operations , or bit shifts . Often, calculating a memory address involves more than one general-purpose machine instruction, which do not necessarily decode and execute quickly. By incorporating an AGU into a CPU design, together with introducing specialized instructions that use

4998-479: The CPU to access main memory . By having address calculations handled by separate circuitry that operates in parallel with the rest of the CPU, the number of CPU cycles required for executing various machine instructions can be reduced, bringing performance improvements. While performing various operations, CPUs need to calculate memory addresses required for fetching data from the memory; for example, in-memory positions of array elements must be calculated before

SECTION 50

#1732858473915

5096-422: The CPU to malfunction. Another major issue, as clock rates increase dramatically, is the amount of heat that is dissipated by the CPU . The constantly changing clock causes many components to switch regardless of whether they are being used at that time. In general, a component that is switching uses more energy than an element in a static state. Therefore, as clock rate increases, so does energy consumption, causing

5194-467: The CPU to require more heat dissipation in the form of CPU cooling solutions. One method of dealing with the switching of unneeded components is called clock gating , which involves turning off the clock signal to unneeded components (effectively disabling them). However, this is often regarded as difficult to implement and therefore does not see common usage outside of very low-power designs. One notable recent CPU design that uses extensive clock gating

5292-847: The Internet, the dominant operating systems among servers are UNIX-like open-source distributions , such as those based on Linux and FreeBSD , with Windows Server also having a significant share. Proprietary operating systems such as z/OS and macOS Server are also deployed, but in much smaller numbers. Servers that run Linux are commonly used as Webservers or Databanks. Windows Servers are used for Networks that are made out of Windows Clients. Specialist server-oriented operating systems have traditionally had features such as: In practice, today many desktop and server operating systems share similar code bases , differing mostly in configuration. In 2010, data centers (servers, cooling, and other electrical infrastructure) were responsible for 1.1–1.5% of electrical energy consumption worldwide and 1.7–2.2% in

5390-592: The United States. One estimate is that total energy consumption for information and communications technology saves more than 5 times its carbon footprint in the rest of the economy by increasing efficiency. Global energy consumption is increasing due to the increasing demand of data and bandwidth. Natural Resources Defense Council (NRDC) states that data centers used 91 billion kilowatt hours (kWh) electrical energy in 2013 which accounts to 3% of global electricity usage. Environmental groups have placed focus on

5488-431: The advent and eventual success of the ubiquitous personal computer , the term CPU is now applied almost exclusively to microprocessors. Several CPUs (denoted cores ) can be combined in a single processing chip. Previous generations of CPUs were implemented as discrete components and numerous small integrated circuits (ICs) on one or more circuit boards. Microprocessors, on the other hand, are CPUs manufactured on

5586-428: The advent of the transistor . Transistorized CPUs during the 1950s and 1960s no longer had to be built out of bulky, unreliable, and fragile switching elements, like vacuum tubes and relays . With this improvement, more complex and reliable CPUs were built onto one or several printed circuit boards containing discrete (individual) components. In 1964, IBM introduced its IBM System/360 computer architecture that

5684-799: The carbon emissions of data centers as it accounts to 200 million metric tons of carbon dioxide in a year. Central processing unit A central processing unit ( CPU ), also called a central processor , main processor , or just processor , is the most important processor in a given computer . Its electronic circuitry executes instructions of a computer program , such as arithmetic , logic, controlling, and input/output (I/O) operations. This role contrasts with that of external components, such as main memory and I/O circuitry, and specialized coprocessors such as graphics processing units (GPUs). The form, design , and implementation of CPUs have changed over time, but their fundamental operation remains almost unchanged. Principal components of

5782-564: The complexity and number of transistors in a single CPU many fold. This widely observed trend is described by Moore's law , which had proven to be a fairly accurate predictor of the growth of CPU (and other IC) complexity until 2016. While the complexity, size, construction and general form of CPUs have changed enormously since 1950, the basic design and function has not changed much at all. Almost all common CPUs today can be very accurately described as von Neumann stored-program machines. As Moore's law no longer holds, concerns have arisen about

5880-423: The complexity scale, a machine language program is a collection of machine language instructions that the CPU executes. The actual mathematical operation for each instruction is performed by a combinational logic circuit within the CPU's processor known as the arithmetic–logic unit or ALU. In general, a CPU executes an instruction by fetching it from memory, using its ALU to perform an operation, and then storing

5978-486: The control unit as part of the von Neumann architecture . In modern computer designs, the control unit is typically an internal part of the CPU with its overall role and operation unchanged since its introduction. The arithmetic logic unit (ALU) is a digital circuit within the processor that performs integer arithmetic and bitwise logic operations. The inputs to the ALU are the data words to be operated on (called operands ), status information from previous operations, and

SECTION 60

#1732858473915

6076-453: The desired operation. The action is then completed, typically in response to a clock pulse. Very often the results are written to an internal CPU register for quick access by subsequent instructions. In other cases results may be written to slower, but less expensive and higher capacity main memory . For example, if an instruction that performs addition is to be executed, registers containing operands (numbers to be summed) are activated, as are

6174-429: The drawbacks of globally synchronous CPUs. For example, a clock signal is subject to the delays of any other electrical signal. Higher clock rates in increasingly complex CPUs make it more difficult to keep the clock signal in phase (synchronized) throughout the entire unit. This has led many modern CPUs to require multiple identical clock signals to be provided to avoid delaying a single signal significantly enough to cause

6272-453: The early 1980s). In the 1960s, MOS ICs were slower and initially considered useful only in applications that required low power. Following the development of silicon-gate MOS technology by Federico Faggin at Fairchild Semiconductor in 1968, MOS ICs largely replaced bipolar TTL as the standard chip technology in the early 1970s. As the microelectronic technology advanced, an increasing number of transistors were placed on ICs, decreasing

6370-578: The era of specialized supercomputers like those made by Cray Inc and Fujitsu Ltd . During this period, a method of manufacturing many interconnected transistors in a compact space was developed. The integrated circuit (IC) allowed a large number of transistors to be manufactured on a single semiconductor -based die , or "chip". At first, only very basic non-specialized digital circuits such as NOR gates were miniaturized into ICs. CPUs based on these "building block" ICs are generally referred to as "small-scale integration" (SSI) devices. SSI ICs, such as

6468-503: The execution of an instruction, the entire process repeats, with the next instruction cycle normally fetching the next-in-sequence instruction because of the incremented value in the program counter . If a jump instruction was executed, the program counter will be modified to contain the address of the instruction that was jumped to and program execution continues normally. In more complex CPUs, multiple instructions can be fetched, decoded and executed simultaneously. This section describes what

6566-401: The faster the clock, the more instructions the CPU will execute each second. To ensure proper operation of the CPU, the clock period is longer than the maximum time needed for all signals to propagate (move) through the CPU. In setting the clock period to a value well above the worst-case propagation delay , it is possible to design the entire CPU and the way it moves data around the "edges" of

6664-411: The go" technology include network managers, software or database developers, training centers, military personnel, law enforcement, forensics, emergency relief groups, and service organizations. To facilitate portability, features such as the keyboard , display , battery ( uninterruptible power supply , to provide power redundancy in case of failure), and mouse are all integrated into the chassis. On

6762-555: The individual transistors used by the PDP-8 and PDP-10 to SSI ICs, and their extremely popular PDP-11 line was originally built with SSI ICs, but was eventually implemented with LSI components once these became practical. Lee Boysel published influential articles, including a 1967 "manifesto", which described how to build the equivalent of a 32-bit mainframe computer from a relatively small number of large-scale integration circuits (LSI). The only way to build LSI chips, which are chips with

6860-439: The limits of integrated circuit transistor technology. Extreme miniaturization of electronic gates is causing the effects of phenomena like electromigration and subthreshold leakage to become much more significant. These newer concerns are among the many factors causing researchers to investigate new methods of computing such as the quantum computer , as well as to expand the use of parallelism and other methods that extend

6958-408: The location of a value that may be a processor register or a memory address, as determined by some addressing mode . In some CPU designs, the instruction decoder is implemented as a hardwired, unchangeable binary decoder circuit. In others, a microprogram is used to translate instructions into sets of CPU configuration signals that are applied sequentially over multiple clock pulses. In some cases

7056-406: The machine language opcode . While processing an instruction, the CPU decodes the opcode (via a binary decoder ) into control signals, which orchestrate the behavior of the CPU. A complete machine language instruction consists of an opcode and, in many cases, additional bits that specify arguments for the operation (for example, the numbers to be summed in the case of an addition operation). Going up

7154-421: The memory that stores the microprogram is rewritable, making it possible to change the way in which the CPU decodes instructions. After the fetch and decode steps, the execute step is performed. Depending on the CPU architecture, this may consist of a single action or a sequence of actions. During each action, control signals electrically enable or disable various parts of the CPU so they can perform all or part of

7252-706: The number of individual ICs needed for a complete CPU. MSI and LSI ICs increased transistor counts to hundreds, and then thousands. By 1968, the number of ICs required to build a complete CPU had been reduced to 24 ICs of eight different types, with each IC containing roughly 1000 MOSFETs. In stark contrast with its SSI and MSI predecessors, the first LSI implementation of the PDP-11 contained a CPU composed of only four LSI integrated circuits. Since microprocessors were first introduced they have almost completely overtaken all other central processing unit implementation methods. The first commercially available microprocessor, made in 1971,

7350-567: The ones used in the Apollo Guidance Computer , usually contained up to a few dozen transistors. To build an entire CPU out of SSI ICs required thousands of individual chips, but still consumed much less space and power than earlier discrete transistor designs. IBM's System/370 , follow-on to the System/360, used SSI ICs rather than Solid Logic Technology discrete-transistor modules. DEC's PDP-8 /I and KI10 PDP-10 also switched from

7448-409: The parts of the arithmetic logic unit (ALU) that perform addition. When the clock pulse occurs, the operands flow from the source registers into the ALU, and the sum appears at its output. On subsequent clock pulses, other components are enabled (and disabled) to move the output (the sum of the operation) to storage (e.g., a register or memory). If the resulting sum is too large (i.e., it is larger than

7546-537: The physical wiring of the computer. This overcame a severe limitation of ENIAC, which was the considerable time and effort required to reconfigure the computer to perform a new task. With von Neumann's design, the program that EDVAC ran could be changed simply by changing the contents of the memory. EDVAC was not the first stored-program computer; the Manchester Baby , which was a small-scale experimental stored-program computer, ran its first program on 21 June 1948 and

7644-501: The popularization of the integrated circuit (IC). The IC has allowed increasingly complex CPUs to be designed and manufactured to tolerances on the order of nanometers . Both the miniaturization and standardization of CPUs have increased the presence of digital devices in modern life far beyond the limited application of dedicated computing machines. Modern microprocessors appear in electronic devices ranging from automobiles to cellphones, and sometimes even in toys. While von Neumann

7742-473: The possible exception of the last level. Each extra level of cache tends to be bigger and is optimized differently. Other types of caches exist (that are not counted towards the "cache size" of the most important caches mentioned above), such as the translation lookaside buffer (TLB) that is part of the memory management unit (MMU) that most CPUs have. Caches are generally sized in powers of two: 2, 8, 16 etc. KiB or MiB (for larger non-L1) sizes, although

7840-448: The processor. It tells the computer's memory, arithmetic and logic unit and input and output devices how to respond to the instructions that have been sent to the processor. It directs the operation of the other units by providing timing and control signals. Most computer resources are managed by the CU. It directs the flow of data between the CPU and the other devices. John von Neumann included

7938-478: The reliability problems. Most of these early synchronous CPUs ran at low clock rates compared to modern microelectronic designs. Clock signal frequencies ranging from 100 kHz to 4 MHz were very common at this time, limited largely by the speed of the switching devices they were built with. The design complexity of CPUs increased as various technologies facilitated the building of smaller and more reliable electronic devices. The first such improvement came with

8036-409: The result to memory. Besides the instructions for integer mathematics and logic operations, various other machine instructions exist, such as those for loading data from memory and storing it back, branching operations, and mathematical operations on floating-point numbers performed by the CPU's floating-point unit (FPU). The control unit (CU) is a component of the CPU that directs the operation of

8134-484: The rising and falling clock signal. This has the advantage of simplifying the CPU significantly, both from a design perspective and a component-count perspective. However, it also carries the disadvantage that the entire CPU must wait on its slowest elements, even though some portions of it are much faster. This limitation has largely been compensated for by various methods of increasing CPU parallelism (see below). However, architectural improvements alone do not solve all of

8232-564: The running server without shutting it down, and to guard against overheating, servers might have more powerful fans or use water cooling . They will often be able to be configured, powered up and down, or rebooted remotely, using out-of-band management , typically based on IPMI . Server casings are usually flat and wide , and designed to be rack-mounted, either on 19-inch racks or on Open Racks . These types of servers are often housed in dedicated data centers . These will normally have very stable power and Internet and increased security. Noise

8330-419: The series is: Optional features are: The series support five operating systems: The 2U rx2600 server is based on the zx1 chipset and has support for one or two 1.0/1.4 GHz Deerfield/Madison, 1.3 GHz Madison or 1.5 GHz Madison CPUs. The 2U rx2620 server is based on the zx1 chipset and has support for one or two 1.6 GHz Fanwood/Madison or 1.4/1.6 GHz Montecito CPUs. The 2U rx2660 server

8428-411: The server as in request-response. The role of a server is to share data as well as to share resources and distribute work. A server computer can serve its own computer programs as well; depending on the scenario, this could be part of a quid pro quo transaction, or simply a technical possibility. The following table shows several scenarios in which a server is used. Almost the entire structure of

8526-412: The server's purpose and its software. Servers often are more powerful and expensive than the clients that connect to them. The name server is used both for the hardware and software pieces. For the hardware servers, it is usually limited to mean the high-end machines although software servers can run on a variety of hardwares. Since servers are usually accessed over a network, many run unattended without

8624-540: The short switching time of a transistor in comparison to a tube or relay. The increased reliability and dramatically increased speed of the switching elements, which were almost exclusively transistors by this time; CPU clock rates in the tens of megahertz were easily obtained during this period. Additionally, while discrete transistor and IC CPUs were in heavy usage, new high-performance designs like single instruction, multiple data (SIMD) vector processors began to appear. These early experimental designs later gave rise to

8722-439: The term "CPU" is generally defined as a device for software (computer program) execution, the earliest devices that could rightly be called CPUs came with the advent of the stored-program computer . The idea of a stored-program computer had been already present in the design of John Presper Eckert and John William Mauchly 's ENIAC , but was initially omitted so that it could be finished sooner. On June 30, 1945, before ENIAC

8820-422: The use of a conditional jump), and existence of functions . In some processors, some other instructions change the state of bits in a "flags" register . These flags can be used to influence how a program behaves, since they often indicate the outcome of various operations. For example, in such processors a "compare" instruction evaluates two values and sets or clears bits in the flags register to indicate which one

8918-431: The usefulness of the classical von Neumann model. The fundamental operation of most CPUs, regardless of the physical form they take, is to execute a sequence of stored instructions that is called a program. The instructions to be executed are kept in some kind of computer memory . Nearly all CPUs follow the fetch, decode and execute steps in their operation, which are collectively known as the instruction cycle . After

9016-606: The von Neumann and Harvard architectures is that the latter separates the storage and treatment of CPU instructions and data, while the former uses the same memory space for both. Most modern CPUs are primarily von Neumann in design, but CPUs with the Harvard architecture are seen as well, especially in embedded applications; for instance, the Atmel AVR microcontrollers are Harvard-architecture processors. Relays and vacuum tubes (thermionic tubes) were commonly used as switching elements;

9114-565: The word server in computing comes from queueing theory , where it dates to the mid 20th century, being notably used in Kendall (1953) (along with "service"), the paper that introduced Kendall's notation . In earlier papers, such as the Erlang (1909) , more concrete terms such as "[telephone] operators" are used. In computing, "server" dates at least to RFC 5 (1969), one of the earliest documents describing ARPANET (the predecessor of Internet ), and

9212-505: The years, Integrity systems have supported Windows Server , HP-UX 11i , OpenVMS , NonStop , Red Hat Enterprise Linux and SUSE Linux Enterprise Server operating systems on Integrity servers. As of 2020, the operating systems that are supported are HP-UX 11i, OpenVMS and NonStop. Early Integrity servers were based on two closely related chipsets . The zx1 chipset supported up to 4 CPUs and up to 8 PCI-X busses. They consisted of three distinct application-specific integrated circuits ;

9310-530: Was made, mathematician John von Neumann distributed a paper entitled First Draft of a Report on the EDVAC . It was the outline of a stored-program computer that would eventually be completed in August 1949. EDVAC was designed to perform a certain number of instructions (or operations) of various types. Significantly, the programs written for EDVAC were to be stored in high-speed computer memory rather than specified by

9408-640: Was so popular that it dominated the mainframe computer market for decades and left a legacy that is continued by similar modern computers like the IBM zSeries . In 1965, Digital Equipment Corporation (DEC) introduced another influential computer aimed at the scientific and research markets—the PDP-8 . Transistor-based computers had several distinct advantages over their predecessors. Aside from facilitating increased reliability and lower power consumption, transistors also allowed CPUs to operate at much higher speeds because of

9506-399: Was the Intel 4004 , and the first widely used microprocessor, made in 1974, was the Intel 8080 . Mainframe and minicomputer manufacturers of the time launched proprietary IC development programs to upgrade their older computer architectures , and eventually produced instruction set compatible microprocessors that were backward-compatible with their older hardware and software. Combined with

9604-429: Was used in a series of computers capable of running the same programs with different speeds and performances. This was significant at a time when most electronic computers were incompatible with one another, even those made by the same manufacturer. To facilitate this improvement, IBM used the concept of a microprogram (often called "microcode"), which still sees widespread use in modern CPUs. The System/360 architecture

#914085