Misplaced Pages

#745254

62-505: M2 Pro: 24 MB M2 Max: 48 MB Apple M2 is a series of ARM -based system on a chip (SoC) designed by Apple Inc. , launched 2022 to 2023. It is part of the Apple silicon series, as a central processing unit (CPU) and graphics processing unit (GPU) for its Mac desktops and notebooks , the iPad Pro and iPad Air tablets , and the Vision Pro mixed reality headset. It

124-522: A unified memory configuration shared by all the components of the processor. The SoC and RAM chips are mounted together in a system-in-a-package design. 8 GB, 16 GB and 24 GB configurations are available. It has a 128-bit memory bus with 100  GB/s bandwidth, and the M2 Pro, M2 Max, and M2 Ultra have approximately 200  GB/s , 400  GB/s , and 800  GB/s respectively. The M2 contains dedicated neural network hardware in

186-475: A 16 MB L2 cache; the energy-efficient cores have a 128 KB L1 instruction cache, 64 KB L1 data cache, and a shared 4 MB L2 cache. It also has an 8 MB system level cache shared by the GPU. The M2 Pro has 8 performance cores and 4 efficiency cores in the unbinned model, or 6 performance cores and 4 efficiency cores in the binned model. The M2 Max has 8 performance cores and 4 efficiency cores in both

248-526: A 16-core Neural Engine capable of executing 15.8 trillion operations per second. Other components include an image signal processor , a NVM Express storage controller, a Secure Enclave , and a USB4 controller that includes Thunderbolt 3 ( Thunderbolt 4 on Mac mini) support. The M2 Pro, Max and Ultra support Thunderbolt 4. Supported codecs on the M2 include 8K H.264 , 8K H.265 (8/10bit, up to 4:4:4), 8K Apple ProRes , VP9 , and JPEG . The table below shows

310-616: A 25% increase from the M1. Apple claims CPU improvements up to 18% and GPU improvements up to 35% compared to the M1. The M2 was followed by the professional-focused M2 Pro and M2 Max chips in January 2023. The M2 Max is a higher-powered version of the M2 Pro, with more GPU cores and memory bandwidth , and a larger die size . In June 2023, Apple introduced the M2 Ultra , a desktop workstation chip containing two M2 Max units. Its successor, Apple M3 ,

372-687: A challenge, as the image may contain areas with fine textures which, if treated as noise, may lose some of their definition. As the color and brightness values for each pixel are interpolated some image sharpening is applied to even out any fuzziness that has occurred. To preserve the impression of depth , clarity and fine details, the image processor must sharpen edges and contours. It therefore must detect edges correctly and reproduce them smoothly and without over-sharpening. Image processor users are using industry standard products, application-specific standard products (ASSP) or even application-specific integrated circuits (ASIC) with trade names: Canon's

434-852: A customer reaches foundry tapeout or prototyping. 75% of ARM's most recent IP over the last two years are included in ARM Flexible Access. As of October 2019: Arm provides a list of vendors who implement ARM cores in their design (application specific standard products (ASSP), microprocessor and microcontrollers). ARM cores are used in a number of products, particularly PDAs and smartphones . Some computing examples are Microsoft 's first generation Surface , Surface 2 and Pocket PC devices (following 2002 ), Apple 's iPads , and Asus 's Eee Pad Transformer tablet computers , and several Chromebook laptops. Others include Apple's iPhone smartphones and iPod portable media players , Canon PowerShot digital cameras , Nintendo Switch hybrid,

496-820: A design service foundry offers lower overall pricing (through subsidisation of the licence fee). For high volume mass-produced parts, the long term cost reduction achievable through lower wafer pricing reduces the impact of ARM's NRE ( non-recurring engineering ) costs, making the dedicated foundry a better choice. Companies that have developed chips with cores designed by Arm include Amazon.com 's Annapurna Labs subsidiary, Analog Devices , Apple , AppliedMicro (now: MACOM Technology Solutions ), Atmel , Broadcom , Cavium , Cypress Semiconductor , Freescale Semiconductor (now NXP Semiconductors ), Huawei , Intel , Maxim Integrated , Nvidia , NXP , Qualcomm , Renesas , Samsung Electronics , ST Microelectronics , Texas Instruments , and Xilinx . In February 2016, ARM announced

558-799: A lawsuit settlement, and Intel took the opportunity to supplement their i960 line with the StrongARM. Intel later developed its own high performance implementation named XScale , which it has since sold to Marvell . Transistor count of the ARM core remained essentially the same throughout these changes; ARM2 had 30,000 transistors, while ARM6 grew only to 35,000. In 2005, about 98% of all mobile phones sold used at least one ARM processor. In 2010, producers of chips based on ARM architectures reported shipments of 6.1 billion ARM-based processors , representing 95% of smartphones , 35% of digital televisions and set-top boxes , and 10% of mobile computers . In 2011,

620-587: A maximum floating point (FP32) performance of 3.6 TFLOPs . The M2 Pro integrates a 19-core (16 in some base models) GPU, while the M2 Max integrates a 38-core (30 in some base models) GPU. In total, the M2 Max GPU contains up to 608 execution units or 4864 ALUs, which have a maximum floating point (FP32) performance of 13.6 TFLOPS. The M2 Ultra features a 60- or 76-core GPU with up to 9728 ALUs and 27.2 TFLOPS of FP32 performance. The M2 uses 6,400 MT/s LPDDR5 SDRAM in

682-504: A merchant foundry that holds an ARM licence, such as Samsung or Fujitsu, can offer fab customers reduced licensing costs. In exchange for acquiring the ARM core through the foundry's in-house design services, the customer can reduce or eliminate payment of ARM's upfront licence fee. Compared to dedicated semiconductor foundries (such as TSMC and UMC ) without in-house design services, Fujitsu/Samsung charge two- to three-times more per manufactured wafer . For low to mid volume applications,

SECTION 10

#1732876162746

744-547: A quirk of the 6502's design, the CPU left the memory untouched for half of the time. Thus by running the CPU at 1 MHz, the video system could read data during those down times, taking up the total 2 MHz bandwidth of the RAM. In the BBC Micro, the use of 4 MHz RAM allowed the same technique to be used, but running at twice the speed. This allowed it to outperform any similar machine on

806-455: A ready-to-manufacture verified semiconductor intellectual property core . For these customers, Arm Holdings delivers a gate netlist description of the chosen ARM core, along with an abstracted simulation model and test programs to aid design integration and verification. More ambitious customers, including integrated device manufacturers (IDM) and foundry operators, choose to acquire the processor IP in synthesizable RTL ( Verilog ) form. With

868-671: A simple chip design could nevertheless have extremely high performance, much higher than the latest 32-bit designs on the market. The second was a visit by Steve Furber and Sophie Wilson to the Western Design Center , a company run by Bill Mensch and his sister, which had become the logical successor to the MOS team and was offering new versions like the WDC 65C02 . The Acorn team saw high school students producing chip layouts on Apple II machines, which suggested that anyone could do it. In contrast,

930-546: A small team to design the actual processor based on Wilson's ISA. The official Acorn RISC Machine project started in October 1983. Acorn chose VLSI Technology as the "silicon partner", as they were a source of ROMs and custom chips for Acorn. Acorn provided the design and VLSI provided the layout and production. The first samples of ARM silicon worked properly when first received and tested on 26 April 1985. Known as ARM1, these versions ran at 6 MHz. The first ARM application

992-434: A special case; not only are they allowed to sell finished silicon containing ARM cores, they generally hold the right to re-manufacture ARM cores for other customers. Arm Holdings prices its IP based on perceived value. Lower performing ARM cores typically have lower licence costs than higher performing cores. In implementation terms, a synthesisable core costs more than a hard macro (blackbox) core. Complicating price matters,

1054-820: A variety of licensing terms, varying in cost and deliverables. Arm Holdings provides to all licensees an integratable hardware description of the ARM core as well as complete software development toolset ( compiler , debugger , software development kit ), and the right to sell manufactured silicon containing the ARM CPU. SoC packages integrating ARM's core designs include Nvidia Tegra's first three generations, CSR plc's Quatro family, ST-Ericsson's Nova and NovaThor, Silicon Labs's Precision32 MCU, Texas Instruments's OMAP products, Samsung's Hummingbird and Exynos products, Apple's A4 , A5 , and A5X , and NXP 's i.MX . Fabless licensees, who wish to integrate an ARM core into their own chip design, are usually only interested in acquiring

1116-469: A visit to another design firm working on modern 32-bit CPU revealed a team with over a dozen members who were already on revision H of their design and yet it still contained bugs. This cemented their late 1983 decision to begin their own CPU design, the Acorn RISC Machine. The original Berkeley RISC designs were in some sense teaching systems, not designed specifically for outright performance. To

1178-522: Is called DIGIC , Nikon's Expeed , Olympus' TruePic, Panasonic's Venus Engine and Sony's Bionz . Some are known to be based on the Fujitsu Milbeaut , the Texas Instruments OMAP , Panasonic MN103 , Zoran Coach, Altek Sunny or Sanyo image/video processors. ARM architecture processors with its NEON SIMD Media Processing Engines (MPE) are often used in mobile phones . With

1240-453: Is often visible as random spots of obviously wrong color in an otherwise smoothly-colored area. Noise increases with temperature and exposure times. When higher ISO settings are chosen the electronic signal in the image sensor is amplified, which at the same time increases the noise level, leading to a lower signal-to-noise ratio . The image processor attempts to separate the noise from the image information and to remove it. This can be quite

1302-526: Is the second generation of ARM architecture intended for Apple's Mac computers after switching from Intel Core to Apple silicon , succeeding the M1 . Apple announced the M2 on June 6, 2022, at Worldwide Developers Conference (WWDC), along with models of the MacBook Air and the 13-inch MacBook Pro using the M2. The M2 is made with TSMC 's "Enhanced 5-nanometer technology" N5P process and contains 20 billion transistors,

SECTION 20

#1732876162746

1364-596: The PC ). The ARM2 had a transistor count of just 30,000, compared to Motorola's six-year-older 68000 model with around 68,000. Much of this simplicity came from the lack of microcode , which represents about one-quarter to one-third of the 68000's transistors, and the lack of (like most CPUs of the day) a cache . This simplicity enabled the ARM2 to have a low power consumption and simpler thermal packaging by having fewer powered transistors. Nevertheless, ARM2 offered better performance than

1426-680: The Wii security processor and 3DS handheld game consoles , and TomTom turn-by-turn navigation systems . In 2005, Arm took part in the development of Manchester University 's computer SpiNNaker , which used ARM cores to simulate the human brain . ARM chips are also used in Raspberry Pi , BeagleBoard , BeagleBone , PandaBoard , and other single-board computers , because they are very small, inexpensive, and consume very little power. The 32-bit ARM architecture ( ARM32 ), such as ARMv7-A (implementing AArch32; see section on Armv8-A for more on it),

1488-468: The 32-bit ARM architecture was the most widely used architecture in mobile devices and the most popular 32-bit one in embedded systems. In 2013, 10 billion were produced and "ARM-based chips are found in nearly 60 percent of the world's mobile devices". Arm Holdings's primary business is selling IP cores , which licensees use to create microcontrollers (MCUs), CPUs , and systems-on-chips based on those cores. The original design manufacturer combines

1550-752: The ARM core with other parts to produce a complete device, typically one that can be built in existing semiconductor fabrication plants (fabs) at low cost and still deliver substantial performance. The most successful implementation has been the ARM7TDMI with hundreds of millions sold. Atmel has been a precursor design center in the ARM7TDMI-based embedded system. The ARM architectures used in smartphones, PDAs and other mobile devices range from ARMv5 to ARMv8-A . In 2009, some manufacturers introduced netbooks based on ARM architecture CPUs, in direct competition with netbooks based on Intel Atom . Arm Holdings offers

1612-584: The ARM instruction sets. These cores must comply fully with the ARM architecture. Companies that have designed cores that implement an ARM architecture include Apple, AppliedMicro (now: Ampere Computing ), Broadcom, Cavium (now: Marvell), Digital Equipment Corporation , Intel, Nvidia, Qualcomm, Samsung Electronics, Fujitsu , and NUVIA Inc. (acquired by Qualcomm in 2021). On 16 July 2019, ARM announced ARM Flexible Access. ARM Flexible Access provides unlimited access to included ARM intellectual property (IP) for development. Per product licence fees are required once

1674-671: The ARM6, first released in early 1992. Apple used the ARM6-based ARM610 as the basis for their Apple Newton PDA. In 1994, Acorn used the ARM610 as the main central processing unit (CPU) in their RiscPC computers. DEC licensed the ARMv4 architecture and produced the StrongARM . At 233  MHz , this CPU drew only one watt (newer versions draw far less). This work was later passed to Intel as part of

1736-578: The Built on ARM Cortex Technology licence, often shortened to Built on Cortex (BoC) licence. This licence allows companies to partner with ARM and make modifications to ARM Cortex designs. These design modifications will not be shared with other companies. These semi-custom core designs also have brand freedom, for example Kryo 280 . Companies that are current licensees of Built on ARM Cortex Technology include Qualcomm . Companies can also obtain an ARM architectural licence for designing their own CPU cores using

1798-419: The CPU can be in only one mode, but it can switch modes due to external events (interrupts) or programmatically. The original (and subsequent) ARM implementation was hardwired without microcode , like the much simpler 8-bit 6502 processor used in prior Acorn microcomputers. The 32-bit ARM architecture (and the 64-bit architecture for the most part) includes the following RISC features: To compensate for

1860-401: The CPU designs available. Their conclusion about the existing 16-bit designs was that they were a lot more expensive and were still "a bit crap", offering only slightly higher performance than their BBC Micro design. They also almost always demanded a large number of support chips to operate even at that level, which drove up the cost of the computer as a whole. These systems would simply not hit

1922-486: The DRAM chip. Berkeley's design did not consider page mode and treated all memory equally. The ARM design added special vector-like memory access instructions, the "S-cycles", that could be used to fill or save multiple registers in a single page using page mode. This doubled memory performance when they could be used, and was especially important for graphics performance. The Berkeley RISC designs used register windows to reduce

Apple M2 - Misplaced Pages Continue

1984-444: The PC and the status flags. This decision halved the interrupt overhead. Another change, and among the most important in terms of practical real-world performance, was the modification of the instruction set to take advantage of page mode DRAM . Recently introduced, page mode allowed subsequent accesses of memory to run twice as fast if they were roughly in the same location, or "page", in

2046-618: The RISC's basic register-heavy and load/store concepts, ARM added a number of the well-received design notes of the 6502. Primary among them was the ability to quickly serve interrupts , which allowed the machines to offer reasonable input/output performance with no added external hardware. To offer interrupts with similar performance as the 6502, the ARM design limited its physical address space to 64 MB of total addressable space, requiring 26 bits of address. As instructions were 4 bytes (32 bits) long, and required to be aligned on 4-byte boundaries,

2108-654: The addition of simultaneous multithreading (SMT) for improved performance or fault tolerance . Acorn Computers ' first widely successful design was the BBC Micro , introduced in December 1981. This was a relatively conventional machine based on the MOS Technology 6502 CPU but ran at roughly double the performance of competing designs like the Apple II due to its use of faster dynamic random-access memory (DRAM). Typical DRAM of

2170-640: The architecture, ARMv7, defines three architecture "profiles": Although the architecture profiles were first defined for ARMv7, ARM subsequently defined the ARMv6-M architecture (used by the Cortex M0 / M0+ / M1 ) as a subset of the ARMv7-M profile with fewer instructions. Except in the M-profile, the 32-bit ARM architecture specifies several CPU modes, depending on the implemented architecture features. At any moment in time,

2232-470: The binned and unbinned SKUs, and operates at a slightly higher 3.7GHz clock speed in some models. The M2 integrates an Apple designed ten-core (eight in some base models, nine in the M2 iPad Air) graphics processing unit (GPU). Each GPU core is split into 16 execution units , which each contain eight arithmetic logic units (ALUs). In total, the M2 GPU contains up to 160 execution units or 1280 ALUs, which have

2294-494: The contemporary 1987 IBM PS/2 Model 50 , which initially utilised an Intel 80286 , offering 1.8 MIPS @ 10 MHz, and later in 1987, the 2 MIPS of the PS/2 70, with its Intel 386 DX @ 16 MHz. A successor, ARM3, was produced with a 4 KB cache, which further improved performance. The address bus was extended to 32 bits in the ARM6, but program code still had to lie within the first 64 MB of memory in 26-bit compatibility mode, due to

2356-483: The design goal. They also considered the new 32-bit designs, but these cost even more and had the same issues with support chips. According to Sophie Wilson , all the processors tested at that time performed about the same, with about a 4 Mbit/s bandwidth. Two key events led Acorn down the path to ARM. One was the publication of a series of reports from the University of California, Berkeley , which suggested that

2418-524: The earlier 8-bit designs simply could not compete. Even newer 32-bit designs were also coming to market, such as the Motorola 68000 and National Semiconductor NS32016 . Acorn began considering how to compete in this market and produced a new paper design named the Acorn Business Computer . They set themselves the goal of producing a machine with ten times the performance of the BBC Micro, but at

2480-403: The effectiveness of the algorithms applied to the raw data coming from the sensor. The mathematically manipulated data becomes the recorded photo file. As stated above, the image processor evaluates the color and brightness data of a given pixel, compares them with the data from neighboring pixels, and then uses a demosaicing algorithm to produce an appropriate color and brightness value for

2542-450: The era ran at about 2 MHz; Acorn arranged a deal with Hitachi for a supply of faster 4 MHz parts. Machines of the era generally shared memory between the processor and the framebuffer , which allowed the processor to quickly update the contents of the screen without having to perform separate input/output (I/O). As the timing of the video display is exacting, the video hardware had to have priority access to that memory. Due to

Apple M2 - Misplaced Pages Continue

2604-426: The ever-higher pixel count in image sensors, the image processor's speed becomes more critical: photographers don't want to wait for the camera's image processor to complete its job before they can carry on shooting - they don't even want to notice some processing is going on inside the camera. Therefore, image processors must be optimised to cope with more data in the same or even a shorter period of time. libcamera

2666-565: The interrupt itself. This meant FIQ requests did not have to save out their registers, further speeding interrupts. The first use of the ARM2 was the Acorn Archimedes personal computer models A305, A310, and A440 launched in 1987. According to the Dhrystone benchmark, the ARM2 was roughly seven times the performance of a typical 7 MHz 68000-based system like the Amiga or Macintosh SE . It

2728-421: The lower 2 bits of an instruction address were always zero. This meant the program counter (PC) only needed to be 24 bits, allowing it to be stored along with the eight bit processor flags in a single 32-bit register. That meant that upon receiving an interrupt, the entire machine state could be saved in a single operation, whereas had the PC been a full 32-bit value, it would require separate operations to store

2790-484: The market. 1981 was also the year that the IBM Personal Computer was introduced. Using the recently introduced Intel 8088 , a 16-bit CPU compared to the 6502's 8-bit design, it offered higher overall performance. Its introduction changed the desktop computer market radically: what had been largely a hobby and gaming market emerging over the prior five years began to change to a must-have business tool where

2852-493: The number of register saves and restores performed in procedure calls ; the ARM design did not adopt this. Wilson developed the instruction set, writing a simulation of the processor in BBC ;BASIC that ran on a BBC Micro with a second 6502 processor . This convinced Acorn engineers they were on the right track. Wilson approached Acorn's CEO, Hermann Hauser , and requested more resources. Hauser gave his approval and assembled

2914-442: The physical devices that use the instruction set. It also designs and licenses cores that implement these ISAs. Due to their low costs, low power consumption, and low heat generation, ARM processors are useful for light, portable, battery-powered devices, including smartphones , laptops , and tablet computers , as well as embedded systems . However, ARM processors are also used for desktops and servers , including Fugaku ,

2976-496: The picture, they are covered with different color filters: red , green and blue ( RGB ) according to the pattern designated by the Bayer filter . As each photodiode records the color information for exactly one pixel of the image, without an image processor there would be a green pixel next to each red and blue pixel. This process, however, is quite complex, and involves a number of different operations. Its quality depends largely on

3038-417: The pixel. The image processor also assesses the whole picture to guess at the correct distribution of contrast . By adjusting the gamma value (heightening or lowering the contrast range of an image's mid-tones), subtle tonal gradations, such as in human skin or the blue of the sky , become much more realistic. Noise is a phenomenon found in any electronic circuitry . In digital photography its effect

3100-503: The reserved bits for the status flags. In the late 1980s, Apple Computer and VLSI Technology started working with Acorn on newer versions of the ARM core. In 1990, Acorn spun off the design team into a new company named Advanced RISC Machines Ltd., which became ARM Ltd. when its parent company, Arm Holdings plc, floated on the London Stock Exchange and Nasdaq in 1998. The new Apple–ARM work would eventually evolve into

3162-495: The same price. This would outperform and underprice the PC. At the same time, the recent introduction of the Apple Lisa brought the graphical user interface (GUI) concept to a wider audience and suggested the future belonged to machines with a GUI. The Lisa, however, cost $ 9,995, as it was packed with support chips, large amounts of memory, and a hard disk drive , all very expensive then. The engineers then began studying all of

SECTION 50

#1732876162746

3224-483: The simpler design, compared with processors like the Intel 80286 and Motorola 68020 , some additional design features were used: ARM includes integer arithmetic operations for add, subtract, and multiply; some versions of the architecture also support divide operations. Image processor The photodiodes employed in an image sensor are color-blind by nature: they can only record shades of grey . To get color into

3286-498: The simulations on the ARM1 boards led to the late 1986 introduction of the ARM2 design running at 8 MHz, and the early 1987 speed-bumped version at 10 to 12 MHz. A significant change in the underlying architecture was the addition of a Booth multiplier , whereas formerly multiplication had to be carried out in software. Further, a new Fast Interrupt reQuest mode, FIQ for short, allowed registers 8 through 14 to be replaced as part of

3348-536: The synthesizable RTL, the customer has the ability to perform architectural level optimisations and extensions. This allows the designer to achieve exotic design goals not otherwise possible with an unmodified netlist ( high clock speed , very low power consumption, instruction set extensions, etc.). While Arm Holdings does not grant the licensee the right to resell the ARM architecture itself, licensees may freely sell manufactured products such as chip devices, evaluation boards and complete systems. Merchant foundries can be

3410-453: The various SoCs based on the "Avalanche" and "Blizzard" microarchitectures. ARM architecture family ARM (stylised in lowercase as arm , formerly an acronym for Advanced RISC Machines and originally Acorn RISC Machine ) is a family of RISC instruction set architectures (ISAs) for computer processors . Arm Holdings develops the ISAs and licenses them to other companies, who build

3472-449: The world's fastest supercomputer from 2020 to 2022. With over 230 billion ARM chips produced, since at least 2003, and with its dominance increasing every year , ARM is the most widely used family of instruction set architectures. There have been several generations of the ARM design. The original ARM1 used a 32-bit internal structure but had a 26-bit address space that limited it to 64 MB of main memory . This limitation

3534-467: Was announced on October 30, 2023. The M2 has four high-performance @3.49 GHz "Avalanche" and four energy-efficient @2.42 GHz "Blizzard" cores , first seen in the A15 Bionic , providing a hybrid configuration similar to ARM DynamIQ , as well as Intel's Alder Lake and Raptor Lake processors. The high-performance cores have 192 KB of L1 instruction cache and 128 KB of L1 data cache and share

3596-508: Was as a second processor for the BBC Micro, where it helped in developing simulation software to finish development of the support chips (VIDC, IOC, MEMC), and sped up the CAD software used in ARM2 development. Wilson subsequently rewrote BBC BASIC in ARM assembly language . The in-depth knowledge gained from designing the instruction set enabled the code to be very dense, making ARM BBC BASIC an extremely good test for any ARM emulator. The result of

3658-458: Was often found on workstations. The graphics system was also simplified based on the same set of underlying assumptions about memory and timing. The result was a dramatically simplified design, offering performance on par with expensive workstations but at a price point similar to contemporary desktops. The ARM2 featured a 32-bit data bus , 26-bit address space and 27 32-bit registers , of which 16 are accessible at any one time (including

3720-670: Was removed in the ARMv3 series, which has a 32-bit address space, and several additional generations up to ARMv7 remained 32-bit. Released in 2011, the ARMv8-A architecture added support for a 64-bit address space and 64-bit arithmetic with its new 32-bit fixed-length instruction set. Arm Holdings has also released a series of additional instruction sets for different rules; the "Thumb" extension adds both 32- and 16-bit instructions for improved code density , while Jazelle added instructions for directly handling Java bytecode . More recent changes include

3782-559: Was the most widely used architecture in mobile devices as of 2011 . Since 1995, various versions of the ARM Architecture Reference Manual (see § External links ) have been the primary source of documentation on the ARM processor architecture and instruction set, distinguishing interfaces that all ARM processors are required to support (such as instruction semantics) from implementation details that may vary. The architecture has evolved over time, and version seven of

SECTION 60

#1732876162746

3844-488: Was twice as fast as an Intel 80386 running at 16 MHz, and about the same speed as a multi-processor VAX-11/784 superminicomputer . The only systems that beat it were the Sun SPARC and MIPS R2000 RISC-based workstations . Further, as the CPU was designed for high-speed I/O, it dispensed with many of the support chips seen in these machines; notably, it lacked any dedicated direct memory access (DMA) controller which

#745254